Part Number Hot Search : 
00105 SP233 PA1912 1N5394G U74LV TT375N CY7C15 FC113
Product Description
Full Text Search
 

To Download MSM9553 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  Semiconductor
Semiconductor MSM9552/MSM9553
LSI for FM Multiplex Data Demodulation
MSM9552/MSM9553
GENERAL DESCRIPTION
The MSM9552 and MSM9553 are LSI devices which demodulate FM character multiplex signals in the DARC (DAta Radio Channel)* format to acquire digital data. The MSM9552 and MSM9553 operate on 5V and 3V, respectively. In the DARC format, baseband signals at ordinary FM broadcasting frequencies are multiplexed with 16k-bps digital data which are L-MSK-modulated at 76kHz. Each of the MSM9552 and MSM9553 has a bandpass filter consisting of SCF, frame synchronization circuit, error correction circuit, etc. on a single chip. So, a system for acquisition of digital data can be easily constructed by externally mounting an FM receiver tuner, microcontroller for control, and memory for temporary storage of data. The MSM9552 and MSM9553 have a simple configuration, and are equipped with only necessary functions. By making changes to software for the external microcontroller, the MSM9552 and MSM9553 can meet the various requirements of FM multiplex broadcasting services which will be offered in future. These LSI devices are best suited to the radio sets and information devices for FM character multiplex broadcasting, which started in Japan in October 1994. Especially, the MSM9553 is suitable for portable units. * DARC is a registered trademark of NHK ENGINEERING SERVICES, INC. Note that a contract needs to be made with NHK Engineering Service if a manufacturer produces/ sells electronic equipment utilizing the DARC technology.
FEATURES
* Built-in bandpass filter (SCF) * Built-in block synchronization circuit and frame synchronization circuit * Setting of the number of synchronization protecting stages * Regeneration of data clocks by digital PLL * 1T delay detection * Built-in error correction circuit * Built-in layer 4 and layer 2 CRC check circuit * Microcontroller parallel interface * Clock output for external devices (64kHz to 8.192MHz selectable) * International standard frame format * Power source: 5V (MSM9552), 3V (MSM9553) * Package 44-pin plastic QFP (QFP44-P-910-0.80-2K)
1
2
Limitter
AIN LPF Variable gain AMP BPF (SCF) + - Clock regeneration Block synchronization Frame synchronization Timing control Vref SG
MSM9552/MSM9553
BLOCK DIAGRAM
Filter
PN descrambler LSI internal clock DB2 WR31 CLR DVDD D CK Q 1T delay circuit 34Byte RAM 2 Read write register Error correction, Lay 2 CRC Layer 4 CRC
Data bus Addressbus
Limitter
Frequency divider LPF + -
CPU interface
Digital Signal Processor
Semiconductor
Delay Detection
XOUTC
XOUT
XTAL2
XTAL1
Data bus DB0-DB7
Address AD0-AD5
RD
WR
CS
CLR
INT
Semiconductor
MSM9552/MSM9553
PIN CONFIGURATION (TOP VIEW)
IOWR
IORD
CLR
NC
NC
NC
A5
A4
A3
A2
44 MON ADETIN AVDD AGND SG AIN XOUTC MOUT0 MOUT1 MOUT2 MOUT3 11 12 MOUT4 MOUT5 MOUT6 INT WR NC RD DB0 DB1 DB2 1
34 33 A0 XOUT CS XTAL2 XTAL1 DVDD DGND DB7 DB6 DB5 23 22 DB3 DB4
44-Pin Plastic QFP Note: Leave the NC pins open.
A1
3
MSM9552/MSM9553
Semiconductor
PIN DESCRIPTION
Function Microcontroller interface Symbol WR RD INT CS CLR A0 to A5 DB0 to DB7 Tuner interface Analog section test Digital section test AIN SG MON ADETIN IORD IOWR MOUT0 to MOUT6 Clock XTAL1 XTAL2 XOUT XOUTC Power supply AVDD AGND DVDD DGND Pin 16 18 15 31 40 33 to 38 19 to 26 6 5 1 2 41 42 8 to 14 29 30 32 7 3 4 28 27 Type I I O I I I I/O I O O I I O I O O I -- -- -- -- Description Write signal to internal register Read signal to internal register Interrupt signal to microcontroller. "L": Occurrence of an interrupt Chip select signal. "L": Read, write, and data bus signals valid "L" initializes internal registers, and the device enters power down mode Address signal to internal register Data bus signal to internal register FM multiplex signal input Analog reference voltage output pin. To prevent noise, connect a capacitor between this pin and analog ground. Analog section waveform monitor pin. The analog block is specified by the analog control register. Analog signal input pin for testing Digital section test signal input pins. Internally pulled up. Digital section test signal output and monitor output pins 8.192MHz crystal oscillator connection pin 8.192MHz crystal oscillator connection pin Pin for supply of 64kHz to 8.192MHz clock to the outside XOUT output control pin. "L"=Clock output, "H"=Output disabled. Pulled up internally. Analog section power supply pin Analog ground pin Digital section power supply pin Digital ground pin
4
Semiconductor
MSM9552/MSM9553
ABSOLUTE MAXIMUM RATINGS (MSM9552)
Parameter Power supply voltage Input voltage Output voltage Maximum power dissipation Storage temperature Symbol AVDD DVDD VI VO PD TSTG Condition AVDD=DVDD Ta=25C Ta=25C per package Ta=25C per output -- Rating -0.3 to +7.0 -0.3 to AVDD+0.3 -0.3 to DVDD+0.3 400 50 -55 to +150 C V Unit
mW
RECOMMENDED OPERATING CONDITIONS (MSM9552)
Parameter Power supply voltage Crystal frequency FM multiplex signal input voltage Operating temperature Symbol AVDD DVDD fXTAL VAIN TOP Condition AVDD=DVDD -- Composite signals, including multiplex signals -- Range 4.5 to 5.5 8.192MHz 100ppm 0.5 to 2 -40 to +85 Unit V -- VP-P C Applied Pin AVDD DVDD XTAL1 XTAL2 AIN --
ELECTRICAL CHARACTERISTICS (MSM9552)
Parameter Current consumption Symbol IDD Condition During operation, No load f=8.192MHz During power down, No load BPF pass band attenuation GAIN1 72 - 80kHz Variable gain amplifier gain: 0dB 0 - 53kHz Variable gain amplifier gain: 0dB 100 - 500kHz Variable gain amplifier gain: 0dB Min. Typ. Max. Unit Applied Pin -- -- -- 16 -- -- 32 20 3.0 mA mA dB MON AVDD DVDD
BPF reject band attenuation
GAIN2
50
--
--
dB
MON
BPF reject band attenuation
GAIN3
50
--
--
dB
MON
5
MSM9552/MSM9553
Semiconductor
ABSOLUTE MAXIMUM RATINGS (MSM9553)
Parameter Power supply voltage Input voltage Output voltage Maximum power dissipation Storage temperature Symbol AVDD DVDD VI VO PD TSTG Condition AVDD=DVDD Ta=25C Ta=25C per package Ta=25C per output -- Rating -0.3 to +7.0 -0.3 to AVDD+0.3 -0.3 to DVDD+0.3 400 50 -55 to +150 C V Unit
mW
RECOMMENDED OPERATING CONDITIONS (MSM9553)
Parameter Power supply voltage Crystal frequency FM multiplex signal input voltage Operating temperature Symbol AVDD DVDD fXTAL VAIN TOP Condition AVDD=DVDD -- Composite signals, including multiplex signals -- Range 2.7 to 3.3 8.192MHz 100ppm 0.2 to 0.9 -20 to +75 Unit V -- VP-P C Applied Pin AVDD DVDD XTAL1 XTAL2 AIN --
ELECTRICAL CHARACTERISTICS (MSM9553)
Parameter Current consumption Symbol IDD Condition During operation, No load f=8.192MHz During power down, No load BPF pass band attenuation GAIN1 72 - 80kHz Variable gain amplifier gain: 0dB 0 - 53kHz Variable gain amplifier gain: 0dB 100 - 500kHz Variable gain amplifier gain: 0dB MIN TYP MAX Unit Applied Pin -- -- -- 13 -- -- 22 10 3.0 mA mA dB MON AVDD DVDD
BPF reject band attenuation (1) BPF reject band attenuation (2)
GAIN2
50
--
--
dB
MON
GAIN3
50
--
--
dB
MON
6
Semiconductor
APPLICATION CIRCUIT
MSM9552 FM tuner FM multiplex data demodulation LSI 8 bits MSM6794 x 2 MCU CPU ROM Buffer RAM Font ROM LCD control driver
16 Chinese characters x 2 lines LCD display
MSM6794: LCD driver with built-in 128-channel RAM for liquid crystal dot matrix
MSM9552/MSM9553
7


▲Up To Search▲   

 
Price & Availability of MSM9553

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X